Introduction
III-V multijunction solar cells, which have reportedly produced high conversion efficiencies in comparison with other solar cell structures, [1] [2] [3] [4] [5] [6] are promising practical candidates for next-generation solar cells. III-V=Si tandem cells would provide high efficiency, 7, 8) low cost, mechanical robustness, and lightweight cells, relative to conventional Si and III-V multijunction cells. The direct epitaxial growth of III-V compounds on Si substrates would be the most desirable approach, but the hetero junction formed by epitaxial deposition typically introduces a substantial crystalline defect density because of the differences in crystal lattice and thermal expansion coefficient. 9, 10) One way to solve these differences is to perform surfaceactivated bonding (SAB), [11] [12] [13] in which surfaces of substrates are activated by the fast atom beams of Ar prior to bonding. It can accommodate the lattice mismatch between the bonding substrates and has enabled substrate bonding without heating. There are a few reports on SAB-based InGaP=Si, GaN=Si, and GaInP=GaAs=Si tandem solar cells. [14] [15] [16] The ohmic properties of SAB-based Si=Si, Si=GaAs, and Si=InGaP p-n junctions were reported. 17, 18) The interfacial conductivity of junctions was found to be improved by increasing the doping concentration of the bonding semiconductor. The reduction in electrical resistance across the interface connecting the subcells is very important for realizing a high-efficiency hybrid tandem cell by SAB. The interface resistance could lead to significant losses in multijunction solar cell operation. A resistance of 0.13 Ω·cm 2 has been found in p + -GaAs=n ++ -Si junctions, which resulted in the loss of 0.063 mV=cm 2 in two-junction tandem solar cells. 17) This value is markedly larger than those previously reported (3.92 × 10 −4 Ω·cm 2 ) for InGaAs=Ge tunnel junctions in InGaP=InGaAs=Ge triple-junction solar cells. 19) Thus, it is necessary to further reduce the resistance of the bonding interface.
Although heating of samples is not required during SAB, the annealing process is necessary for forming good ohmic contacts in the electrode fabrication of multijunction solar cells. The effects of the annealing process on the electrical behavior of the Si=GaAs junctions have not yet been reported.
In this work, we studied the effects of junction polarity and the annealing process on the electrical properties of Si=GaAs junction. The structural properties of the interfaces were examined by field emission scanning electron microscopy (FE-SEM) and transmission electron microscopy (TEM). We characterized their electrical properties by current-voltage (I-V ) measurements and evaluated the relationship between the electrical properties and the depletion layer thickness.
Experimental methods
We used six types of substrates for SAB experiments. Their carrier concentrations are shown in Table I GaAs=p + -GaAs junctions were fabricated by SAB. [11] [12] [13] The n + -Si=n + -GaAs junctions were annealed separately at 100, 200, 300, and 400°C for 300 s in N 2 gas ambient. All the samples were diced into 4 mm 2 pieces. I-V measurements were performed using an Agilent B2902A Precision Measurement Unit at room temperature. The bonding interfaces of the Si=GaAs junctions were investigated by FE-SEM (JEOL JSM6500F) and TEM (JEOL JEM-2100).
Results and discussion

Results
Figures 1(a) and 1(b) show FE-SEM and TEM images of the cross section of the Si=GaAs interface without annealing. As shown in Fig. 1(a) , a straight line can be clearly recognized at the center of the sample. This line corresponds to the interface between Si and GaAs. In addition, we found in Fig. 1(b) that an amorphous layer of ∼3 nm thickness was formed at the interface. More importantly, no structural defects such as cracks were observed at the interface. , respectively. Note that the resistance of p-p junctions is larger than that of n-n junctions. Figure 5 shows the I-V characteristics of n-GaAs=n-GaAs and p-GaAs=p-GaAs junctions measured at room temperature. It was found that the I-V characteristics of n-GaAs= n-GaAs and p-GaAs=p-GaAs junctions revealed symmetrical relationships versus voltage under both reverse-and forwardbias voltages. We determined that the interface resistances of n-GaAs=n-GaAs and p-GaAs=p-GaAs junctions were 5.824 and 17664.97 Ω·cm The I-V characteristics of p-GaAs=n + -Si and p + -Si=n-GaAs junctions measured at room temperature are shown in Fig. 6 . It was found that both the curves revealed rectifying properties as expected for a p-n junction diode. Note that the magnitude of the current increased as the junctions were more deeply reverse biased for both the p-GaAs=n + -Si and p + -Si=n-GaAs junctions. In addition, the magnitude of the current of the p-GaAs=n + -Si junctions was larger than that of the p + -Si=n-GaAs junctions at the bias voltages. 
Discussion
In the present work, the Ar atom fast beam irradiation in SAB is assumed to induce the interface states. Such interface states should be distributed in the amorphous layer, which would likely be due to the Ar atom fast beam irradiation. The existence of electronic interface states is unavoidable at a bonding interface [because of the dangling bonds formed by a combination of different lattice structures]. The amorphous layer with a thickness of about 3 nm is observed at the Si=GaAs interface, [ Fig. 1(b) ]. A similar amorphous layer at the interface was also observed in the Si=Si, 20, 21) Si=SiC, 22) and GaP=GaAs -GaAs) junctions, acceptor-like (donor like) defect states with energies below (above) the Fermi level should be formed at the interface, which can introduce a negative charge (a positive charge) at the interface. Consequently, a potential barrier and depletion layers exist in the conduction band (valence band) of the bonding interface. The high defect density and semiconductor doping concentration could reduce the barrier height and the thickness of the depletion layer. 24, 25) Therefore, in highimpurity-concentration n-n and p-p junctions, the depletion layer thickness is extremely small, which enables the carriers to tunnel across the barrier of the bonding interface.
The conduction and valence band offsets are ΔE c = 0.593 eV and ΔE v = 0.293 eV, respectively, which were determined from the results of previous experiments on pSi=n-GaAs junctions fabricated by SAB. 26) As the valence band offset is significantly smaller than the conduction band offset, the injection of holes should be more effective in p -GaAs, and n-GaAs=n-GaAs junctions. This may be attributed to the difference in barrier height between the p-p and n-n junctions. It was reported that the barrier heights of n-Si= n-Si and p-Si=p-Si junctions were determined to be 0.15 and 0.4 eV, respectively, which decreased as the annealing temperature increased.
27) The main reason for the difference in barrier heights should be that the interface state charge on the n-n (p-p) junctions decreased (increased) after the implantation of Ar ions. A similar result was observed in the p-Si and n-Si Schottky diodes, in which the substrates were implanted with Ar ions. 28, 29) The existence of the amorphous layer across the bonding interface is assumed to be related to the interface resistance. A few reports indicated that the thickness of the amorphous layer decreased with increasing annealing temperature and the layer finally disappeared after annealing at a certain temperature. 23, 30) The annealing temperature can result in a sharp reduction in interface resistance, which eventually saturates after a certain period of annealing. A similar change was observed in the n-GaAs=n-GaAs and n-Si=n-GaAs junctions fabricated by direct wafer bonding 31) and SAB, 32) respectively. The observed rapid reduction in interface resistance should result from the recrystallization of the amorphous layer at the interface during annealing. The reduced interface resistance is assumed to be attributed to the reduction in interface state density. The improvement of the electrical conductivity of n-n and p-p junctions fabricated by SAB was reported to be related to the interface state density, which decreased with increasing annealing temperature. 27, 33) A similar behavior has also been reported for n-GaAs=n-GaAs fabricated by direct wafer bonding. 34) In addition, the reversebias leak current dependence of amorphous layer thickness, which was attributed to the behavior of the interface state density, has been reported for the p-Si=n-SiC junctions fabricated by SAB. 23) These results imply that the electrical conductivity of the bonding interface markedly depends on the amorphous layer thickness at the bonding interface. Actually, the facts that, in the I-V characteristics of the pGaAs=n + -Si and p + -Si=n-GaAs junctions, the magnitude of the reverse-bias current increases owing to the larger reverse bias and the depletion layer thickness is almost zero in both Given that the annealing (typically at 400°C) 34, 35) process is required for forming good ohmic contacts on GaAs, it is notable that the two substrates were firmly bonded to each other after annealing at 400°C. It is also noteworthy that the interface resistance of the n + -Si=n + -GaAs junctions decreased to 0.074 Ω·cm 2 , suggesting that the SAB-based Si=GaAs junctions are anticipated to play a significant role in fabricating devices operating for high-power and highfrequency applications, and that the n + -Si=n + -GaAs junctions are suitable for the connection of tandem subcells.
Conclusions
We fabricated p-GaAs=n 
